What primary logic gates produce a high output (TRUE) only if both incoming system input streams are synchronously active?
The AND gate requires Input A *AND* Input B to be 1 to trigger a 1 output value. [Memory Trick: Both this 'AND' that must be active to trigger downstream pipes!]
Tyagi